

In th Specification

At page 1, after the title, insert:

CROSS REFERENCE TO RELATED APPLICATION

A1

This patent application is a Continuation Application of U.S. Patent Application Serial No. 08/917,003, filed August 20, 1997, entitled "Conductive Lines, Coaxial Lines, Integrated Circuitry, and Methods of Forming Conductive Lines, Coaxial Lines, and Integrated Circuitry", naming Kie Y. Ahn as inventor.

Replace the paragraph beginning on page 1, line 20, and extending through p. 2, line 8, with:

09887049-052101

A2

Conductive lines, such as co-axial lines, integrated circuitry incorporating such conductive lines, and methods of forming the same are described. In one aspect, a substrate having an outer surface is provided. A masking material is formed over the outer surface and subsequently patterned to form a conductive line pattern. An inner conductive layer is formed within the conductive line pattern, followed by formation of a dielectric layer thereover and an outer conductive layer over the dielectric layer. Preferred implementations include forming the inner conductive layer through electroplating, or alternatively, electroless plating techniques. Other preferred implementations include forming the dielectric layer from suitable polymer materials having desired dielectric properties. A vapor-deposited dielectric layer of parylene is one such preferred dielectric material.

Replace the paragraph beginning at p. 4, line 8 and extending through p. 4, line 17, with the paragraph shown below.

A3 Referring to Fig. 2, conductive terminal members 20, 22, and 24 are formed over outer surface 18. Such constitute exemplary respective node locations with which electrical connection or communication is desired. In accordance with one aspect of the invention, other conductive terminal members are formed over the substrate and extend into and out of the plane of the page upon which Fig. 2 appears. Such other conductive terminal members can form, together with the illustrated terminal members, respective pairs of upstanding, spaced-apart terminal members. One such exemplary pair is shown in Fig. 12 at 20, 21 and discussed in more detail below.

Replace the paragraph beginning at p. 5, line 1 and extending through p. 5, line 20, with the paragraph shown below.

A4 Referring to Fig. 4, first layer 26 is patterned over outer surface 18 to form at least one, and preferably a plurality, of conductive line patterns 28, 30, and 32. In one aspect, conductive line patterns 28, 30, and 32 expose at least portions of respective conductive terminal members 20, 22, and 24 and their respective mated terminal members which define the respective pairs of upstanding terminal members mentioned above. Ideally, and with reference to Fig. 5, this forms a trough 23 through first layer 26 which extends between and joins respective terminal member pairs such as exemplary pairs 20, 21. Yet, trough 23 does not extend to surface 18. Such can be accomplished by limiting the time of light exposure of the preferred photoresist of layer 26 such

that only an outermost portion is light transformed for subsequent stripping. Alternately, where layer 26 constitutes another material such as SiO₂, the formation of a trough between the silicon pairs in a manner which avoids surface 18 exposure could be achieved with a masked timed etch. An etch stop layer might also be used. Regardless, the trough formation enables the spaced-apart conductive terminal members, such as terminal members 20, 21, to be electrically connected through the respective conductive line patterns, as will become apparent below.

Replace the paragraph beginning at p. 8, line 1 and extending through p. 8, line 21, with the paragraph shown below.

Referring to Fig. 10, a dielectric layer 44 is formed over substrate 16 and at least some of the inner conductive layers comprising respective conductive lines 38, 40, and 42. Preferably, layer 44 comprises a dielectric polymer layer which is formed over and surrounds at least the respective portions of conductive lines 38, 40, and 42 which are spaced from outer surface 18 and extend between the terminal members. An example material is parylene. Parylene desirably has a lower dielectric constant, e.g. 2.6, as compared with dielectric constants of other materials such as SiO₂ which can have dielectric constants from between 3.9 to 4.2. Such accommodates operating parameters of high speed integrated circuitry by increasing signal propagation (decreasing propagation times) and reducing interline coupling or crosstalk. The preferred parylene material is preferably vapor phase deposited over the substrate and the respective conductive lines. Parylene

AS
Conte

and processing techniques which utilize parylene are described in more detail in an article entitled "Low and High Dielectric Constant Thin Films for Integrated Circuit Applications", authored by Guttman et al., and presented to the Advanced Metallization and Interconnect Systems for VLSI Applications in 1996, held in Boston, Massachusetts, October 3-5, 1996, and published in May/June 1997 by Material Research Society of Pittsburgh, Pa.

In the Claims

Please cancel claims 1-34 without prejudice, amend claims 35-37 and add new claims 38-62 as shown below.

098870449062101
SUB 032
AS

35. (Amended) Integrated circuitry comprising:
a semiconductive substrate having an outer surface;
an inner conductive core spaced from and suspended over the outer surface;
a polymer dielectric layer surrounding a substantial portion of the inner conductive core; and
an outer conductive sheath surrounding a substantial portion of the polymer dielectric layer.